

1 IN THE CLAIMS

2 1 - 11 Canceled

3

4 12. (Currently Amended) A method of forming a capacitor on a semiconductor substrate
5 together with an integrated circuit comprising a plurality of first type circuit devices and a
6 plurality of second type circuit devices, the method including the steps of:

7 (a) concurrently forming a capacitor device body and a plurality of first type device
8 bodies in the semiconductor substrate using a first type of dopant material, each
9 first type device body corresponding to a respective one of the first type circuit
10 devices;

11 (b) concurrently forming a dielectric layer over the capacitor device body and over
12 each first type device body;

13 (c) concurrently forming an electrode layer over the dielectric layer in an area defined
14 by an upper surface of the capacitor device body and in each respective area
15 defined by an upper surface of each respective first type device body;

16 (d) forming a first lateral region and a second lateral region in the semiconductor
17 substrate along opposite lateral sides of the capacitor device body and
18 concurrently forming a respective drain region and a respective source region in
19 the semiconductor substrate for a number of the second type circuit devices, the
20 first lateral region and second lateral region being formed using the first type of
21 dopant material at a level relatively higher than is characteristic of the capacitor
22 device body;

23 (e) forming an insulating layer over the electrode layer, first lateral region, second
24 lateral region, each respective drain region, and each respective source region;

25 (f) electrically connecting the first and second lateral regions to a first supply voltage

1 potential at a first longitudinal end of the capacitor device body; and
2 (g) electrically connecting the electrode layer situated over the upper surface of the
3 capacitor device body to a second supply voltage potential at a second
4 longitudinal end of the capacitor device body opposite to the first longitudinal end
5 of the capacitor device body;

6 (h) forming a buried oxide layer in the semiconductor substrate, the buried oxide
7 layer being formed in an area for the capacitor and in a respective area for each
8 respective circuit device;

9 (i) forming a first set of side oxide regions in the semiconductor substrate for the
10 capacitor, the first set of side oxide regions bounding the area for the capacitor;

11 (j) forming a respective additional set of side oxide regions in the semiconductor
12 substrate for each respective circuit device, the respective additional set of side
13 oxide regions bounding the area for the respective circuit device; and

14 (k) wherein the steps of forming the buried oxide layer and each set of side oxide
15 regions are performed prior to forming the capacitor device body and each first
16 type device body.

17
18 13. Canceled

19
20 14. (Original) The method of Claim 12 wherein the step of forming the first lateral region,
21 second lateral region, each drain region, and each source region also includes
22 concurrently forming a first end region in the semiconductor substrate abutting the first
23 longitudinal end of the capacitor device body and contacting the first and second lateral
24 regions adjacent to the first longitudinal end of the capacitor device body.
25

1 15. Canceled

2

3 16. (Currently Amended) The method of Claim 15 12 wherein the first type of dopant
4 material comprises N-type material and the step of forming the capacitor device body and
5 each first type device body includes implanting the N-type material in the areas of the
6 semiconductor substrate defined within each respective set of side oxide regions
7 corresponding to the capacitor device body and each first type device body.

8

9 17. (Previously Amended) The method of Claim 16 wherein the step of forming the first
10 lateral region and second lateral region comprises implanting additional N-type material
11 in areas defined between lateral sides of the capacitor device body and the first set of side
12 oxide regions, and wherein the step of forming each drain region and each source region
13 comprises implanting N-type material for the respective second type circuit devices.

14

15 18. (Previously Amended) A method for improving the frequency response of a decoupling
16 capacitor in an integrated circuit, the decoupling capacitor including a device body
17 analogous to the device body of a first type of transistor included in the integrated circuit
18 and being formed using a first type impurity material, the decoupling capacitor further
19 including first and second lateral regions analogous to the source and drain regions of a
20 second type of transistor included in the integrated circuit chip, the method comprising
21 the step of:

22 (a) adding additional first type impurity material to an area in the substrate for the
23 decoupling capacitor device body located above a buried oxide layer of a silicon-
24 on-insulator integrated circuit, the additional first type impurity material resulting
25 in a region on the substrate for the decoupling capacitor device body that is more

1 highly doped than a region on the substrate for the first type of transistor device
2 body.

3

4 19. Canceled

5 20. Canceled